

# EE 446 Computer Architecture II

Spring 2026

---

# Administrative Details

- Instructor Ece Güran Schmidt
  - E-mail: [eguran@metu.edu.tr](mailto:eguran@metu.edu.tr)
  - Web page: <http://users.metu.edu.tr/eguran/>
- Teaching assistants:
  - Tan Çağatay Acar, E-mail: [tacar@metu.edu.tr](mailto:tacar@metu.edu.tr)
  - Barış Tiryaki, E-mail: [btiryaki@metu.edu.tr](mailto:btiryaki@metu.edu.tr)
- Schedule:
  - Tuesday, 13:40 - 14:30, Thursday, 09:40 - 11:30 @EA208
- Follow
  - <https://odtuclass.metu.edu.tr/>  
for lecture slides, all class material and announcements
  - Your [e123456@metu.edu.tr](mailto:e123456@metu.edu.tr) email



# Required


- Prerequisite(s): EE445
- Core course for Computer Option





Copyright notice: Lecture Note Slides are compiled from the teaching material of these books, previous lecture notes of EE446 and additional resources. Part of the slides are entirely created by the Instructors

# Text Books

Computer Architecture, A Quantitative Approach, 6th Edition, John Hennessy, David Patterson



Computer Organization and Design ARM Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design) 1st Edition by David A. Patterson, John L. Hennessy



Harris & Harris, "Digital Design and Computer Architecture. ARM Edition", 1st Ed., Kaufmann, 2015.



# Course Coverage: EE445

In **EE-445** we studied:

- Computer System components
- Instruction Set Architecture (ISA) design and tradeoffs
- Hardwired and microprogrammed control for basic multi-cycle machines
- Arithmetic algorithms and implementation in hardware



# Course Coverage: EE446

- Will complete the missing theoretical pieces to obtain a solid Computer Architecture/Organization background:
  - Single-Cycle datapath/controller design
  - Multi-cycle datapath/controller design
  - Pipelining, superscalar operation, and parallel processing
  - Advanced memory hierarchies, and multiprocessor buses
  - Software interactions
- In addition you will get some practical experience in the lab by applying what you learnt in EE-445/446 sequence.



# Course Outline

- Introduction to Computer Architecture
- Part I: Implementations of ARM Microarchitecture: Single cycle, multi cycle, pipelined. A more comprehensive coverage of pipelining, branch prediction
- Part II: Memory Hierarchy: Memory, Virtual Memory, Cache
- Part III: Advanced Topics: Superscalar Processors, possibly more topics



# Grading

- Laboratory Work+ Class Project: 40%
- 3 Short Exams: 30%
- Final exam: 30%
- 5% bonus for attendance  $\geq 80\%$ .
- Students who do not attend or get zero performance grade from 2nd, 3rd and 4th experiments will get N/A from the EE446 course.




# LAB 2 Single Cycle Processor

0xA000 LDR R2, R0, #40


0xA004 AND R3, R9, R10

0xA008 STR R4, R1, #20


0xA00C BMI #10



# LAB 3 Multi Cycle Processor




# LAB 4 Pipelined Processor



# A note about plagiarism

- Copying work from any other resource (web page, your friend's report, older resources you have found, etc.) during preliminary work or sharing information or code files during sessions is considered cheating.
- Automated tools such as ChatGPT are allowed if the output is changed sufficiently to be different from other students; otherwise, it will count as plagiarism.
- All laboratories and preliminary works must be done individually unless said otherwise.





# EE 446 Computer Architecture II

Spring 2026

---